

A Negative Voltage Converter with Wide Operating Voltage Range for Energy Harvesting Applications

Eun-Jung Yoon¹, Jong-Tae Park² and Chong-Gun Yu^{3,*}

¹Researcher, Korea Electronics Technology Institute,
25 Saenari-ro, Bundang-gu, Seongnam-si, Gyeonggi-do, Republic of Korea.

²Professor, Department of Electronics Engineering, Incheon National University,
119 Academy-ro, Yeonsu-gu, Incheon, Republic of Korea.

³Professor, Department of Electronics Engineering, Incheon National University,
119 Academy-ro, Yeonsu-gu, Incheon, Republic of Korea.

*Corresponding author

³Orcid: 0000-0003-0802-0113

Abstract

In this paper a negative voltage converter (NVC) with wide operating voltage range is presented for full-wave rectifiers required for vibrational energy harvesting. Conventional NVCs adopting the body bias technique can improve the NVC efficiency in the low input voltage region. However, they utilize a simple voltage divider using diode-connected MOS transistors to generate the body bias voltage. The generated body bias voltage varies with the input voltage, making their operating voltage range be limited to 1 V or less. To overcome the problem a beta-multiplier circuit is employed to generate a relatively constant body bias voltage. The proposed NVC is designed in a 0.35- μm CMOS technology and can work with wide input voltage range from 0.6 V to 3.0 V. The simulated power efficiencies are over 85%.

Keywords: Negative Voltage Converter, Body-Biasing Technique, Full-Wave Rectifier, Beta-Multiplier Circuit, Energy Harvesting.

INTRODUCTION

A full-wave rectifier (FWR) or an AC-DC converter is an essential interface circuit to harvest vibrational energy because the output of a vibrational energy transducer such as piezoelectric (PZT) devices is similar to an ac signal. Recently, active-type FWRs [3-9] have been utilized for energy harvesting applications to reduce diode voltage drop existing in passive-type FWRs [1, 2]. Among the various active FWRs, a two-stage implementation as shown in Fig. 1 has been popularly used [4-9]. The first stage is a negative

voltage converter (NVC). This stage cannot charge the load capacitor (C_L) directly because the current direction cannot be controlled. The possible reverse current is blocked by an active diode shown in the second stage of Fig. 1. The active diode is usually composed of a MOSFET switch controlled by a comparator.




Figure 1: Block diagram of two-stage FWR.

A basic form of the NVC is shown in Fig. 2. It consists of two NMOS and two PMOS transistors and should convert the negative half waves of input sinusoidal waves into positive ones with minimized voltage drop and power consumption.

The voltage drop is $V_{SDp} + V_{DSn}$, where V_{SDp} and V_{DSn} are the dropout voltage of PMOS and NMOS transistors respectively. For a low-voltage rectifier, the voltage drop should be minimized for achieving high output voltage efficiency. A straightforward way of lowering the voltage drop is to increase transistor sizes. A more efficient way is to utilize the body bias technique, where the low voltage drop is achieved by applying proper bias voltage to the body terminal of the transistors. By increasing the body

voltage, the threshold voltage and thus, the on-resistance can be reduced, resulting in the low voltage drop.




Figure 2: Schematic of basic negative voltage converter.

Several NVCs using the body bias technique have been reported in literatures [7-9]. They use a simple voltage divider using diode-connected MOS transistors to obtain body bias voltages. They show improved performance at low input voltages and extend the operating voltages as low as a few hundred volts. However, their performance becomes degraded as the input voltage increases to more than 1 V. This is because the body bias voltage is not constant but dependent on the input voltage, and thus, it increases with the input voltage, resulting in increased body leakage current. Therefore, their operating voltage ranges are limited to 1 V or less, and their application field is therefore limited.

In this paper we propose a negative voltage converter with wide operating voltage range. The body bias technique is employed to improve the NVC efficiency at low input voltages. The body bias voltage is generated using a beta-multiplier circuit such that it is almost independent of the input voltage. Therefore, comparing with the NVCs in [7-9], the proposed NVC can work with higher input voltages up to 3 V or higher.

PROPOSED NEGATIVE VOLTAGE CONVERTER

The concept of the proposed NVC with body bias technique is shown in Fig. 3. The threshold voltage of a PMOS transistor is usually greater than that of an NMOS transistor. In our design, a 0.35- μm CMOS technology with $V_{thn} = 0.63$ V and $|V_{thp}| = 0.79$ V is used. Therefore, the body bias technique with a constant bias voltage of V_{BB} is applied to the PMOS transistors only, and the body of NMOS transistors is connected to ground. The threshold voltage of the PMOS transistor can be expressed as

$$V_{thp} = V_{thp0} + \gamma \left(\sqrt{|-2\phi_F + V_{BB}|} - \sqrt{|-2\phi_F|} \right) \quad (1)$$

where the Fermi potential ϕ_F is positive and the body factor γ is negative for a PMOS transistor [10]. It can be seen from the equation (1) that the magnitude of V_{thp} can be reduced by increasing the body bias voltage V_{BB} . It must be noted that the voltage V_{BB} should be controlled properly such that the body leakage current I_{BB} is negligible.

If the V_{BB} increases to the extent that the body diode is turned on, the body leakage current I_{BB} will also increase sharply.




Figure 3: NVC with body bias technique.

Conventional implementation [7-9] of the body bias voltage V_{BB} is to use a simple voltage divider using diode-connected MOS transistors. One of them is shown in Fig. 4. It is powered from the NVC output V_{NVC} which is closely related with the input peak voltage. Therefore, the body bias voltage V_{BB} is not constant but increases with increasing the input voltage. As mentioned before, this could cause a rapid increase in the body leakage current when the input voltage increases beyond a certain voltage.




Figure 4: Conventional body bias generation with diode-connected MOSFET voltage divider.

To overcome the problem a supply-independent reference circuit is utilized for the body bias voltage generation. The proposed V_{BB} generator is shown in Fig. 5. It is based on the well-known beta-multiplier structure [10] and includes a start-up circuit [11] consuming no power after startup. To increase the output resistances of the current mirrors, composite transistors (M1-M1a, M2-M2a, M3-M3a, M4-M4a) [12] operating in subthreshold region are employed. By using the composite transistors, the output impedance of the current mirror becomes comparable to that of a cascade current mirror without affecting its output voltage swing and without requiring any additional power dissipation. The supply voltage dependence of the output voltage $V_{BB}(=V_{DD}-V_{OUT})$ and the output current I_{OUT} with respect to power supply is shown in Fig. 6. The simulated V_{BB} is 475 mV when the input voltage is greater than 0.6 V. The V_{DD} sensitivities of V_{BB} and I_{OUT} are 1.14 mV/V (0.24 %/V) and 66 pA/V (2.9 %/V) respectively.




Figure 5: Proposed body bias generation with beta-multiplier reference circuit.





Figure 6: Supply voltage dependence of the output voltage and current.

SIMULATION RESULTS

The proposed NVC is compared through extensive simulation with the simple NVC without body biasing in Fig. 2 and the conventional NVC with body biasing using the simple voltage divider in Fig. 4. The NVCs have been simulated using a 0.35- μm CMOS process. The default input frequency is 100 Hz and a load resistance of 100 k Ω is used.

The simulated power efficiencies for different input peak voltages are shown in Fig. 7. It can be seen from the magnified view that the efficiencies in the low input voltage region (less than 1.0 V) are improved in the NVCs using body bias technique. As expected, the power efficiency of the NVC using the voltage divider decreases sharply beyond a certain input voltage around 1.0 V. However, the proposed NVC shows almost the same efficiencies in the higher input voltage region (from 1.0 V to 3.0 V). The detailed body bias voltage and leakage current comparisons of the two NVCs using body bias technique can be seen in Fig. 8 and 9. The average and peak body voltages, $V_{BB,avr}$ and $V_{BB,peak}$ in the conventional NVC using a simple voltage divider increases with increasing the input voltage. This results in the considerable and unacceptable increase in the average or peak body leakage currents as can be seen in Fig. 9. In the proposed NVC, the average and peak body bias voltages are almost constant when the input voltage is greater than 1.0 V. Therefore, the body leakage currents are well controlled to low levels which results in higher efficiencies. It has been verified that the similar results are achieved with different load resistances.



(a)





Figure 7: (a) Simulated power efficiencies versus input voltage with $f = 100$ Hz, $R_L = 100$ k Ω , (b) Magnified view.

(a)





Figure 9: (a) Average body leakage current, (b) Peak body leakage current versus input voltage.




Figure 8: (a) Average body voltage, (b) Peak body voltage versus input voltage.

Fig. 10 shows the simulated output waveforms with a sinusoidal 0.8 V input at 100 Hz and loaded with a 100 k Ω resistor. It can be seen from the magnified view in Fig. 11 (a) that the voltage efficiencies of the NVCs using body bias technique are higher than that of the simple NVC without body biasing. However, when the input voltage is increased to 1.2 V, the voltage efficiency of the NVC using a simple voltage divider becomes smaller than that of the simple NVC. The proposed NVC using a beta-multiplier circuit has the highest voltage efficiency as can be seen in Fig. 11 (b).






Figure 10: NVC output waveforms with a sinusoidal 0.8 V input at 100 Hz and loaded with a 100 kΩ resistor.



(a)



(b)

Figure 11: Magnified view of the output waveforms (a) with a sinusoidal 0.8 V input, (b) with a sinusoidal 1.2 V input.

CONCLUSION

In this paper, a negative voltage converter with wide operating voltage range for energy harvesting applications is proposed. To improve the NVC efficiency in the low input voltage region the body bias technique using a beta-

multiplier circuit is employed. Owing to the relatively constant body bias voltage, the proposed NVC designed in a 0.35- μm CMOS technology can work with input voltage range from 0.6 V to 3.0 V. The power efficiencies are over 85%. The proposed NVC is suitable for applications where energy harvesting is required for wide voltage range.

ACKNOWLEDGEMENT

This work was supported by the Incheon National University Research Grant in 2017 and was partially supported by IDEC.

REFERENCES

- [1] Sauer, C., Stanacevic, M., Cauwenberghs, G., and Thakor, N., 2005, "Power harvesting and telemetry in CMOS for implant devices," *IEEE Trans. Circuits and Systems I*, 52(12), pp. 2605-2613.
- [2] Colomer-Farrarons, J., Miribel-Catala, P., Saiz-Vela, A., Puig-Vidal, M., and Samitier, J., 2008, "Power-Conditioning Circuitry for a Self-Powered System Based on Micro PZT Generators in a 0.13 μm Low-Voltage Low-Power Technology," *IEEE Trans. on Industrial Electronics*, 55(9), pp. 3249-3257.
- [3] Yoon, E.-J., Yang, M.-J., Park, J.-T., and Yu, C.-G., 2016, "Full-wave rectifier with vibration detector for vibrational energy harvesting systems," *J. Semiconductor Technology and Science*, 16(3), pp. 255-260.
- [4] Peters, C., Kessling, O., Henrici, F., Ortmanns, M., and Manoli, Y., 2007, "CMOS integrated highly efficient full wave rectifier," *Proc. IEEE Int. Sym. Circuits and Systems*, pp. 2415-2418.
- [5] Peters, C., Handwerker, J., Maurath, D., and Manoli, Y., 2011, "A Sub-500 mV Highly Efficient Active Rectifier for Energy Harvesting Applications," *IEEE Trans. Circuits Syst.—I: Regular Papers*, 58(7), pp. 1542-1550.
- [6] Herbawi, A. S., Paul, O., and Galchev, T., 2013, "An ultra-low-power active AC-DC CMOS converter for sub-1V integrated energy harvesting applications," *Proc. IEEE Sensors*, pp. 1-4.
- [7] Niu, D., Huang, Z., Jiang, M., and Inoue, Y., 2011, "A Sub-0.3V CMOS Rectifier for Energy Harvesting Applications," *Proc. IEEE 54th Int. Midwest Sym. Circuits and Systems*, pp. 1-4.
- [8] Yang, Z., Li, Y., Wang, J., Zhu, Z., and Yang, Y., 2013, "A highly efficient interface circuit for ultra-low-voltage energy harvesting," *IEICE Electronics Express*, 10(24), pp. 1-6.

- [9] Li, Y., Zhu, Z., Yang, Y., and Zhang, C., 2015, "An ultra-low-voltage self-powered energy harvesting rectifier with digital switch control," *IEICE Electronics Express*, 12(3), pp. 1-7.
- [10] Allen, P. E., and Holberg, D. R., 2012, *CMOS Analog Circuit Design*, Oxford University Press, New York, Chap. 2 and 4.
- [11] Ru, B., 2010, "Design of a low-power bandgap current reference," in *Proc. Int. Conf. E-Product E-Service and E-Entertainment (ICEEE)*, pp. 1-3.
- [12] Ferreira, L. H. C., and Pimenta, T. C., 2006, "A weak inversion composite MOS transistor for ultra-low-voltage and ultra-low-power applications," *Proc. 13th Int. Conference Mixed Design Integrated Circuits Syst.*, Gdynia, Poland.