

## **Carrier Based Neutral Point Potential Regulator With Reduced Switching Losses For Diode Clamped Multilevel Inverter**

**Sangeetha.R**

*Department of EEE, SASTRA UNIVERSITY  
Thanjavur, Tamilnadu-613 401, India  
sangeetharavindran1992@gmail.com*

**Augusti Lindiya.S**

*Department of EEE, SASTRA UNIVERSITY  
Thanjavur, Tamilnadu-613 401, India  
lindiya@eee.sastra.edu*

**Vijayarekha.K**

*Department of EEE, SASTRA UNIVERSITY  
Thanjavur, Tamilnadu-613 401, India  
vijayarekha@eee.sastra.edu*

### **Abstract**

Neutral Point Clamped converter, also called as three level Diode Clamped Multilevel Inverter (DCMLI) offers several advantages such as lower voltage stresses, lower electromagnetic compatibility and better output. However, there is an important problem called Neutral Point Voltage (NPV) variation which leads to voltage unbalancing across a DC link and output waveform of the inverter. This variation happens due to the non-linearities in the circuit, non-linear loads, load unbalancing and nonuniform distribution of charges. In this paper, an NPV balancing strategy for Neutral Point Clamped (NPC) multilevel inverter is proposed and it is based on the Sinusoidal Pulse Width Modulation (SPWM). In this technique, an offset value gets added to modulation wave to balance the NPV and its performance is also analyzed based on its THD and efficiency. It is also found that the reduction in switching losses is achieved when compared to conventional inverter.

**Keywords:** Diode Clamped Multilevel Inverter (DCMLI), Neutral Point Voltage (NPV), Neutral Point Potential (NPP), Offset Value.


## Introduction

Multilevel converters are playing a vital role in high power application and demands. They can generate the output voltage and current of improved quality. There are several well known multilevel topologies as in [1]. In this paper NPC inverter is discussed. Although NPC inverter has advantages over other topologies, the most important problem of NPC is balancing the DC link voltage [2] [3]. In [4] generation of control pulses for a Neutral Point Clamped inverter and its operation is discussed. To overcome unbalancing issue there are several control methods proposed earlier. The effects caused due to NPV imbalances and nonlinear loads are discussed. And the effects caused by negative sequence of output current, distortion due to both even and odd order harmonics are discussed in ref [5]. In [6] NPV is balanced and switching losses are reduced by insertion of zero switching zone with fundamental waves, but here we need load power factor angle which makes the control complex. Based on Hybrid Carrier based SVPWM on [7], NPV is balanced. A new neutral point balance strategy based on adding an offset voltage and factors such as NP current, NP voltage, power factor and regulation angle are given in [8]. In [9] NPP is reduced by adding offset voltage with a half cycle of the fundamental wave. Earlier a control scheme with a state space model with feed forward algorithm is given, but implementation of modeling is experimentally more complicated [10]. An analytical solution with zero sequence voltage is present, but its experimental implementation is critical [11].

In this research, to avoid the NPV unbalancing, an offset value gets added to modulation wave and NPV is balanced and its performance is compared with conventional inverter with unbalanced DC-link. In both cases, NPV their performances are analyzed based on their THD and efficiency as well as switching losses is also reduced when compared with conventional inverter.

## Neutral Point Clamped Inverter

The circuit diagram of 3 $\phi$  NPC inverter is pictured in Fig. 1. It is the combination of two 2-level VSI with some modification.




**Figure 1:** Circuit diagram of three phase 3L-NPC inverter

The common DC bus voltage gets shared by all the three phases of the inverter. The voltage shared by each capacitor is  $\frac{V_{dc}}{(m-1)}$ , here *m* is number of levels.

For *m*-level inverter, it has *m* phase voltage and 2 (*m*-1) line voltages. Diodes and switches involved in every phase are (*m*-1) \* (*m*-2) and (*m*-1) respectively [4].

**Operation of 3L-NPC Inverter**

NPC inverter switching signals are *S<sub>ij</sub>*, where *I* represent the phases and *j* represents the switch numbering. Among the four switches only two switches receives the control signal. Other two receives the inverted signal to obviate short-circuit in DC-link.



**Figure 2:** Switching operation of 3L-NPC inverter for phase “a”


The Fig. 2 shows the operation of 3L-NPC inverter, and also shows that node “a” is connected to three level of the DC-link. And Table 1 shows the switching states.

**Table 1**  
Switching states of 3L-NPC inverter for phase “a”

Voltage Level	S1	S2	S3	S4
V <sub>dc</sub> /2	1	1	0	0
0	0	1	1	0
-V <sub>dc</sub> /2	0	0	1	1

To make effective output, switching of the multilevel inverter is a very efficient one. There are several modulation techniques are available for multilevel inverter.

**Block Diagram of NeutralPointpotential(NPP) Regulator**




**Figure3:** Block diagram of NPP regulator based on SPWM technique

The block diagram for proposed scheme is shown in Fig.3. Here, incoming AC is converted into a suitable form for three-level NPC inverter by the diode bridge rectifier. And the output of NPC inverter is fed to three phase RL load. In this method the switching for NPC inverter is given by using SPWM.

**SPWM Technique**


SPWM technique is the simplest modulation scheme as pictured in Fig. 4 where a sinusoidal waveform of desired frequency gets compared to high frequency carrier to get the pulses. Hoped pulses are accomplished by changing the frequency and amplitude of the modulating wave.



**Figure 4:** Pulse generation in SPWM technique

## Design of Neutral Point Potential (NPP) Regulator

### a. Generation of Modulation Signal Block:



**Figure 5:** Process that takes place in Generation of Modulation Signal Block

As shown in Fig. 5, the inverter output voltage is converted into per unit and converted from abc to dq form for simplification by following equation[9].

$$V_d = \frac{2}{3} [V_a \sin(\omega t) + V_b \sin(\omega t - 120^\circ) + V_c \sin(\omega t - 240^\circ)] \quad (1)$$

$$V_q = \frac{2}{3} [V_a \cos(\omega t) + V_b \cos(\omega t - 120^\circ) + V_c \cos(\omega t - 240^\circ)] \quad (2)$$

$$V_o = \frac{V_a + V_b + V_c}{3} \quad (3)$$


Then the error is processed through PI controller by taking  $k_p=0.5$  and  $k_i=10$ . And again dq form is converted to abc form by following equation

$$V_a = V_d \sin(\omega t) + V_q \cos(\omega t) + V_o \quad (4)$$

$$V_b = V_d \sin(\omega t - 120^\circ) + V_q \cos(\omega t - 120^\circ) + V_o \quad (5)$$

$$V_c = V_d \sin(\omega t - 240^\circ) + V_q \cos(\omega t - 240^\circ) + V_o \quad (6)$$

### b. Neutral Point Voltage Variation:



**Figure 6:** Calculation of Neutral Point Voltage Variation

Here the voltage variation in NP is analyzed by subtracting the voltage across both the capacitor in DC bus as picture in Fig. 6. And the error is treated via the PI

controller. When the capacitor voltage difference is zero, then it means NPV is balanced. Then the output is fed to the offset calculator.


### c. Offset Calculator:

In an offset calculator, the appropriate offset voltage for multilevel operation can be expressed as follows [7], so that comparisons between both reference and carrier wave generate optimized switching.

$$V_{off} = -\frac{\max(V_a, V_b, V_c) + \min(V_a, V_b, V_c)}{2} \quad (7)$$

$$V_{off}' = \frac{V_{dc}}{N-1} - \frac{\max(V_a, V_b, V_c) + \min(V_a, V_b, V_c)}{2} \quad (8)$$

### d. PWM Generation:




**Figure 7:** Pulse Generation for 3L-NPC Inverter

The abc output signal from the generation of modulation signal block gets added to the offset value and given as a reference signal for modulation as pictured in Fig. 7. Then the reference signal is compared to the triangular wave of high frequency whose output is given as the pulse for the inverter.


## Simulation Results

To show the effects of unbalanced DC link, the capacitor voltages are taken as different values. The output waveform in Fig. 8 clearly shows that levels of the NPC inverter is not symmetrical and it is distorted.




**Figure 8:** Line voltage ( $V_{ab}$ ) at the output side of inverter with unbalanced DC link without passive filter

The line voltage of inverter with passive filter is pictured in Fig.9. FFT analysis is done for capacitor voltage  $V_{dc1}=200$  and  $V_{dc2}=400$  and the obtained THD is 9.01% as pictured in Fig.10. Due to unbalance in NPP, the harmonic content gets increased.




**Figure9:** Line voltage ( $V_{ab}$ ) at the output side of inverter with unbalanced DC link with passive filter




**Figure10:** THD obtained from line voltage ( $V_{ab}$ ) at the output side of inverter under unbalanced DC link with passive filter

By using NPP Regulator, the NPV is balanced. Inverter output line voltage without and with passive filter are pictured in Fig. 11 and Fig. 12. In which the distortions are reduced when compared to the unbalanced conventional inverter.




**Figure 11:** Line voltage ( $V_{ab}$ ) at the output side of inverter with NPP regulator and without passive filter




**Figure 12:** Line voltage ( $V_{ab}$ ) at the output side of inverter with NPP regulator and passive filter

FFT analysis of inverter with filter is shown in Fig.13 in it the harmonic contents are reduced when compared to conventional inverter with unbalanced DC-link.



**Figure 13:** FFT analysis for output line voltage ( $V_{ab}$ ) of inverter with NPP regulator and filter

The balanced NPP potential for three level DCMLI using NPP Regulator is pictured below in Fig. 14.



**Figure 14:** Balanced NPP using SPWM technique

The Table 2 shows the performance comparisons of conventional inverter and closed loop techniques with NPP Regulator based on their THD and efficiency. Where the efficiency of inverter increased by 2% than conventional inverter with unbalanced DC link.

**Table2:** Performance comparison based on THD and efficiency

Methods	THD in %	Efficiency in %
CONVENTIONAL NPC INVERTER	9.00	86.54%
ADDING OFFSET VOLTAGE IN SPWM	2.68	88.76%

### Switching Loss Calculation

To observe the diminution in switching losses, the efficiency of the inverter is measured. By using Efficiency Improvement Factor (EIF) reduced switching losses is verified [9].

$$EIF = \frac{\eta_1 - \eta_2}{\eta_2}$$

$\eta_1$  = efficiency of proposed inverter

$\eta_2$  = efficiency of conventional method

EIF obtained for SPWM is .02 Hence, improvement of about 2% in SPWM is observed.

## Summary and Conclusion

An NPV balancing strategy for NPC converter based on SPWM is proposed. Here, the offset value gets added to the modulation wave to maintain the NPV balance. Switching losses are brought down when compared to conventional inverter. Besides maintaining the DC-link voltage, it also directs to diminution in the voltage distortion at the neutral point. Reduction in switching losses and improvement in performance of the proposed inverter are verified on the basis of Efficiency Improvement Factor (EIF). It indicates that the switching losses are considerably reduced and also there is an improvement in efficiency by using NPP Regulator when compared to conventional.

## References

- [1]. J.Rodriguez, Jih-Sheng Lai, Fang Zheng Peng, "Multilevel inverters: a survey of topologies, controls and applications", IEEE Trans. Industrial Electronics, Aug. 2002, vol.49, no.4, pp.724-738.
- [2]. J.Rodriguez, L.G.Franquelo, S.Kouro, J.I.Leon, R.C.Portillo, M.A.M.Prats, M.A.Perez, "Multilevel Converters: An Enabling Technology for High-Power Applications" Proceedings of the IEEE, Oct. 2009, vol.97, no.11, pp.1786-1817.
- [3]. Phuong Hue Tran, "MATLAB/SIMULINK Implementation And Analysis of Three Pulse-Width-Modulation (PWM) Techniques", Boise State University Theses and Dissertations, Dec 2011, paper 267, <http://scholarworks.boisestate.edu/td/267>.
- [4]. J.Rodriguez, S.Bernet, P.K.Steimer, I.E.Lizama, "A Survey on Neutral-Point-Clamped Inverters", IEEE Trans. Industrial Electronics, June 2010, vol.57, no.7, pp.2219-2230.
- [5]. J.Pou, D.Boroyevich, R.Pindado, "Effects of imbalances and nonlinear loads on the voltage balance of a neutral-point-clamped inverter", IEEE 34<sup>th</sup> Annual Power Electronics Specialist Conference, June 2003, vol.1, pp.53-58.
- [6]. P.K.Chaturvedi, S.Jian, P.Agarwal, "Reduced switching loss pulse width modulation technique for three-level diode clamped inverter", IET Journals & Magazines Power Electronics, May 2011, vol.4, no.4, pp. 393-399.
- [7]. C.Govindaraju, K.Baskaran, "Performance Improvement of Multiphase Multilevel Inverter Using Hybrid Carrier Based Space Vector Modulation", International Journal on Electrical Engineering and Informatics, Nov.2010, vol.2.
- [8]. Bo Gong, Shanmei Cheng, Yi Qin, "A Novel Neutral Point Balance Strategy For NPC Inverter Based On SPWM", U.P.B. Sci. Bull., Series C, Vol. 75, Iss. 2, 2013.
- [9]. P.Chaturvedi, S.Jian, P.Agarwal, "Carrier-Based Neutral Point Potential Regulator With Reduced Switching Losses for Three-Level Diode-

- Clamped Inverter”, *IEEE Trans. Industrial Electronics*, Feb.2014, vol.61,no.2, pp.613-624.
- [10]. A. Yazdani and R. R. Iravani, “A generalized state space averaged model of the three-level NPC converter for systematic DC voltage balancer and current controller design,” *IEEE Trans. Power Del.*, vol. 20, no. 2, pp. 1105–1114, Apr. 2005
- [11]. D. Boroyevich, J. Pou, and R. Pindado, “New feed-forward space vector PWM method to obtain balanced ac voltages in a three level neutral point clamped converter,” *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1026–1034, Oct. 2002.

11416

*Sangeetha.R*